{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:11:42Z","timestamp":1725574302264},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540201229"},{"type":"electronic","value":"9783540398646"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39864-6_22","type":"book-chapter","created":{"date-parts":[[2011,1,6]],"date-time":"2011-01-06T20:42:19Z","timestamp":1294346539000},"page":"268-276","source":"Crossref","is-referenced-by-count":0,"title":["State Reordering for Low Power Combinational Logic"],"prefix":"10.1007","author":[{"given":"Kun-Lin","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Feipei","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Shanq-Jang","family":"Ruan","sequence":"additional","affiliation":[]},{"given":"Szu-Wei","family":"Chaung","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"volume-title":"Low Power CMOS VLSI Circuit Design","year":"2000","author":"K. Roy","key":"22_CR1","unstructured":"Roy, K., Prasad, S.C.: Low Power CMOS VLSI Circuit Design. John Wiley, New York (2000)"},{"issue":"4","key":"22_CR2","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1109\/92.335011","volume":"2","author":"Alidina","year":"1994","unstructured":"Alidina, Monteiro, J., Devadas, S., Ghosh, A., Papaefthymiou, M.: Precomputation-Based Sequential Logic Optimization for Low Power. IEEE Tran. on VLSI\u00a02(4), 426\u2013436 (1994)","journal-title":"IEEE Tran. on VLSI"},{"key":"22_CR3","first-page":"664","volume":"E81-A","author":"S.-J. Chen","year":"1998","unstructured":"Chen, S.-J., Shang, R.-J., Huang, X.-J., Ruan, S.-J., Lai, F.: Bipartition and Synthesis in Low Power Pipelined Circuits. IEICE Tran. Fundamentals Electron., Commun., Comput. Sci.\u00a0E81-A, 664\u2013671 (1998)","journal-title":"IEICE Tran. Fundamentals Electron., Commun., Comput. Sci."},{"issue":"3","key":"22_CR4","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1145\/234860.234862","volume":"1","author":"H. Chow","year":"1996","unstructured":"Chow, H., Ho, Y.-C., Hwang, T.: Low Power Realization of Finite State Machines-A Decomposition Approach. ACM Trans. Design Automation & Electronic Systems\u00a01(3), 315\u2013340 (1996)","journal-title":"ACM Trans. Design Automation & Electronic Systems"},{"issue":"7","key":"22_CR5","doi-asserted-by":"publisher","first-page":"558","DOI":"10.1049\/el:19990409","volume":"35","author":"I.-S. Choi","year":"1999","unstructured":"Choi, I.-S., Hwang, S.-Y.: Low Power Logic Synthesis Algorithm Using Multiple Partitioning Under Delay Constraints. IEE Electronics Letters\u00a035(7), 558\u2013560 (1999)","journal-title":"IEE Electronics Letters"},{"key":"22_CR6","unstructured":"Ruan, S.-J., Lin, J.-C., Chen, P.-H., Lai, F., Tsai, K.-L., C.-W. Y.: An Effective Output-Oriented Algorithm for Low Power Multipartition Architecture. In: Proc. IEEE Int. Conf. Electronics, Circuits and Systems, December 2000, pp. 609\u2013612 (2000)"},{"key":"22_CR7","unstructured":"Ruan, S.-J., Lin, J.-C., Chen, P.-H., Tsai, K.-L., Lai, F.: Synthesis of Partition- Codec Architecture for Low Power and Small Area Circuit Design. In: Proc. IEEE Int. Symp. Circuits and Systems (May 2001)"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Cheng, K.-T., Agrawal, V.D.: An Entropy Measure for the Complexity of Multi-output Boolean Function. In: Proc. 27th ACM\/IEEE Design Automation Conf., pp. 302\u2013305 (1990)","DOI":"10.1145\/123186.123282"},{"key":"22_CR9","doi-asserted-by":"publisher","first-page":"905","DOI":"10.1109\/43.59068","volume":"9","author":"T. Villa","year":"1990","unstructured":"Villa, T., Sangiovanni-Vincentelli, A.: NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation. IEEE Trans. Computer- Aided Design\u00a09, 905\u2013924 (1990)","journal-title":"IEEE Trans. Computer- Aided Design"},{"key":"22_CR10","unstructured":"SIS: A System for Sequential Circuit synthesis is implementd by Electronics Research Laboratory in Department of EE and CS, University of California, Berkley (May 4, 1992)"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming Synchronous Circuitry. Algorithm, 5\u201335 (June 1991)","DOI":"10.1007\/BF01759032"},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"Monteiro, J., Devadas, S., Ghosh, A.: Retiming Sequential Circuits for Low Power. In: Proc. ICCAD, pp. 398\u2013402 (1993)","DOI":"10.1109\/ICCAD.1993.580087"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Lalgudi, K.N., Papaefthymiou, M.C.: Fixed-Phase Retiming for Low Power Design. In: Proc. ISLPED, pp. 259\u2013264 (1996)","DOI":"10.1109\/LPE.1996.547519"},{"issue":"6","key":"22_CR14","doi-asserted-by":"publisher","first-page":"630","DOI":"10.1109\/43.503933","volume":"15","author":"L. Benini","year":"1996","unstructured":"Benini, L., Micheli, G.D.: Automatic synthesis of low-power gated clock finitestate machines. IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems\u00a015(6), 630\u2013643 (1996)","journal-title":"IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"22_CR15","doi-asserted-by":"publisher","first-page":"697","DOI":"10.1109\/43.766722","volume":"18","author":"M. Nemani","year":"1999","unstructured":"Nemani, M., Najm, F.N.: High-level area and power estimation for VLSI circuits. IEEE Trans. Computer-Aided Design\u00a018, 697\u2013713 (1999)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"22_CR16","doi-asserted-by":"publisher","first-page":"588","DOI":"10.1109\/43.503929","volume":"15","author":"M. Nemani","year":"1996","unstructured":"Nemani, M., Najm, F.N.: Towards a High-Level Power Estimation Capability. IEEE Trans. Computer-Aided Design\u00a015, 588\u2013598 (1996)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"22_CR17","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6065-4","volume-title":"Practical Low Power Digital VLSI Design","author":"G. Yeap","year":"1998","unstructured":"Yeap, G.: Practical Low Power Digital VLSI Design. Kluwer, Dordrecht (1998)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39864-6_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T13:01:16Z","timestamp":1559912476000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39864-6_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540201229","9783540398646"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39864-6_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}
