{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:03:27Z","timestamp":1725458607224},"publisher-location":"Boston, MA","reference-count":38,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781402073922"},{"type":"electronic","value":"9780306487279"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/0-306-48727-6_6","type":"book-chapter","created":{"date-parts":[[2005,12,30]],"date-time":"2005-12-30T10:58:59Z","timestamp":1135940339000},"page":"107-129","source":"Crossref","is-referenced-by-count":7,"title":["Energy-Reliability trade-Off for NoCs"],"prefix":"10.1007","author":[{"given":"Davide","family":"Bertozzi","sequence":"first","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Benini L., and De Micheli G. \u201cNetworks on chips: a new SoC paradigm\u201d Computer, Vol.35, January 2002, pp.70\u201378.","DOI":"10.1109\/2.976921"},{"issue":"3","key":"6_CR2","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/92.845893","volume":"8","author":"Z. Hui","year":"2000","unstructured":"Hui Z., George V., and Rabaey J.M. \u201cLow-swing on-chip signaling techniques: effectiveness and robustness\u201d IEEE Transactions on VLSI Systems, Vol.8, NO.3, June 2000, pp.264\u2013272.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"7","key":"6_CR3","doi-asserted-by":"publisher","first-page":"1108","DOI":"10.1109\/4.933468","volume":"36","author":"C. Svensson","year":"2001","unstructured":"Svensson C. \u201cOptimum voltage swing on on-chip and off-chip interconnect\u201d IEEE Journal of Solid-State Circuits, Vol.36, NO.7, July 2001, pp.1108\u20131112.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Sylvester D., and Hu C. \u201cAnalytical modeling and characterization of deep-submicron interconnect\u201d Proceedings of the IEEE, May 2001, pp.634\u2013664.","DOI":"10.1109\/5.929648"},{"key":"6_CR5","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital Systems Engineering","author":"W.J. Dally","year":"1998","unstructured":"Dally, W.J. and Poulton, J.W. (1998). Digital Systems Engineering. New York: Cambridge University Press."},{"volume-title":"Circuits, Interconnects and Packaging for VLSI","year":"1990","author":"H.B. Bakoglu","key":"6_CR6","unstructured":"Bakoglu, H.B. (1990) Circuits, Interconnects and Packaging for VLSI. MA: Addison-Wesley, 1990"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Jiang Y.M., and Cheng K.T. \u201cAnalysis of performance impact caused by power supply noise in deep submicron devices\u201d Proceedings of Design Automation Conference, June 1999, pp.760\u2013765.","DOI":"10.1145\/309847.310053"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Chen H.H., Ling D.D. \u201cPower supply noise analysis methodology for deep-submicron VLSI chip design\u201d Proceedings of Design Automation Conference, June 1997, pp.638\u2013643.","DOI":"10.1109\/DAC.1997.597223"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Erhard K.H., Johannes F.M., and Dachauer R. \u201cTopology optimization techniques for power\/ground networks in VLSI\u201d Proceedings of Design Automation Conference in Europe, March 1992, pp.362\u2013367.","DOI":"10.1109\/EURDAC.1992.246218"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Dutta R., and Sadowska M.M. \u201cAutomatic sizing of power\/ground networks in VLSI\u201d Proceedings of Design Automation Conference, June 1989","DOI":"10.1145\/74382.74529"},{"key":"6_CR11","unstructured":"Ang M., Salem R, and Taylor A \u201cAn on-chip voltage regulator using switched decoupling capacitors\u201d Proceedings of int. Solid-State Circuits Conference Dig.Tech.Papers, February 2000, pp.438\u2013439"},{"issue":"1","key":"6_CR12","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/43.974140","volume":"21","author":"S. Zhao","year":"2002","unstructured":"Zhao S., Roy K. and Koh C.K. \u201cDecoupling capacitance allocation and its application to power-supply noise-aware floorplanning\u201d IEEE Transactions on CAD of Integrated Circuits and Systems, Vol.21, NO.1, January 2002, pp.81\u201392.","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"6_CR13","unstructured":"Prince B. \u201cReport on Cosmic Radiation Induced SER in SRAMs and DRAMs in Electronic Systems, May 2000."},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Steinecke T. \u201cDesign-in EMC on CMOS large-scale integrated circuits\u201d 2001 Int. Symposium on electromagnetic compatibility, Vol.2, August 2001, pp.910\u2013915.","DOI":"10.1109\/ISEMC.2001.950505"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Bogliolo A. \u201cEncoding for high-performance energy-efficient signaling\u201d ISLPED, August 2001, pp.170\u2013175.","DOI":"10.1145\/383082.383126"},{"volume-title":"Fault-Tolerant Computing: Theory and Techniques","year":"1986","author":"D.K. Pradhan","key":"6_CR16","unstructured":"Pradhan, D.K. (1986). Fault-Tolerant Computing: Theory and Techniques. Englewood Cliffs, NJ: Prentice Hall."},{"issue":"4","key":"6_CR17","doi-asserted-by":"crossref","first-page":"770","DOI":"10.1109\/43.644039","volume":"5","author":"C. Metra","year":"1997","unstructured":"Metra C., Favalli M., and Ricco\u2019 B. \u201cOn-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits\u201d IEEE Transactions on CAD, Vol.5, No.4, 1997, pp.770\u2013776.","journal-title":"IEEE Transactions on CAD"},{"issue":"3","key":"6_CR18","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/92.784100","volume":"7","author":"M. Favalli","year":"1999","unstructured":"Favalli M., and Metra C. \u201cBus crosstalk fault-detection capabilities of error-detecting codes for on-line testing\u201d IEEE Transactions on VLSI Systems, Vol.7, NO.3, September 1999, pp.392\u2013396","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"6_CR19","unstructured":"Das D., and Touba N. \u201cWeight-based codes and their application to concurrent error detection of multilevel circuits\u201d Proceedings of IEEE VLSI Test Symposium, 1999, pp.370\u2013376."},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Favalli M., and Metra C. \u201cOptimization of error detecting codes for the detection of crosstalk originated errors\u201d Proceedings of DATE 2001, March 2001, pp.290\u2013296.","DOI":"10.1109\/DATE.2001.915039"},{"volume-title":"Error control coding: fundamentals and applications","year":"1983","author":"S. Lin","key":"6_CR21","unstructured":"Lin, S. and Costello, D.J. (1983) Error control coding: fundamentals and applications. Englewood Cliffs, NJ: Prentice Hall."},{"issue":"8","key":"6_CR22","doi-asserted-by":"publisher","first-page":"1175","DOI":"10.1109\/26.134002","volume":"39","author":"J.E. Mazo","year":"1991","unstructured":"Mazo J.E., and Saltzberg B.R. \u201cError-burst detection with tandem CRC\u2019s\u201d IEEE Transactions on Communications, Vol.39, NO.8, August 1991, pp.1175\u20131178.","journal-title":"IEEE Transactions on Communications"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Sobski A., and Albicki A. \u201cPartitioned and parallel cyclic redundancy checking\u201d Proceedings of the Midwest Symposium on Circuit and Systems, Vol.1, August 1993, pp.538\u2013541.","DOI":"10.1109\/MWSCAS.1993.343001"},{"issue":"3","key":"6_CR24","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1049\/ip-i-2.1992.0047","volume":"139","author":"A. Popplewell","year":"1992","unstructured":"Popplewell A., O\u2019Reilly J.J, Williams S. \u201cArchitecture for fast encoding and error detection of cyclic codes\u201d IEE Proceedings on Communications, Speech and Vision, Vol.139, NO.3, June 1992, pp.340\u2013348.","journal-title":"IEE Proceedings on Communications, Speech and Vision"},{"issue":"1","key":"6_CR25","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M.R. Stan","year":"1995","unstructured":"Stan M.R., and Burleson W.P. \u201cBus-invert coding for low-power I\/O\u201d IEEE Transactions on VLSI Systems, Vol.3, NO.1, 1995, pp.49\u201358","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"6_CR26","doi-asserted-by":"crossref","unstructured":"Kretzschmar C., Siegmund R., and Mueller D. \u201cAdaptive bus encoding technique for switching activity reduced data transfer over wide system buses\u201d Int. Workshop-Power and Timing Modeling, Optimization and Simulation, September 2000.","DOI":"10.1007\/3-540-45373-3_8"},{"issue":"4","key":"6_CR27","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1109\/92.736129","volume":"6","author":"E. Musoll","year":"1998","unstructured":"Musoll E., Lang T., and Cortadella J. \u201cWorking-zone encoding for reducing the energy in microprocessor address buses\u201d IEEE Transactions on VLSI Systems, Vol.6, NO.4, December 1998, pp.568\u2013572.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"Lang T., Musoll E., and Cortadella J. \u201cExtension of the working-zone-encoding method to reduce the energy on the microprocessor data bus\u201d Int. Conference on Computer Design, October 1998.","DOI":"10.1109\/ICCD.1998.727083"},{"issue":"2","key":"6_CR29","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1109\/92.766748","volume":"7","author":"S. Ramprasad","year":"1999","unstructured":"Ramprasad S., Shanbhag N.R., and Hajj I.N. \u201cA coding framework for low-power address and data busses\u201d IEEE Transactions on VLSI Systems, Vol.7, NO.2, June 1999, pp.212\u2013221.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"6_CR30","unstructured":"Sotiriadis P.P., and Chandrakasan A. \u201cBus energy minimization by transition pattern coding (TCP) in deep sub-micron technologies\u201d IEEE\/ACM Int. Conference on CAD, 2000, pp.322\u2013327."},{"key":"6_CR31","unstructured":"Komatsu S., Ikeda M., and Asada K. \u201cLow power chip interface based on bus data encoding with adaptive codebook method\u201d Great Lakes Symposium on VLSI, 1999, pp.368\u2013371."},{"issue":"9","key":"6_CR32","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/43.863637","volume":"19","author":"L. Benini","year":"2000","unstructured":"Benini L., Macii A., Macii E., Poncino M., and Scarsi R. \u201cArchitectures and synthesis algorithm for power efficient bus interfaces\u201d IEEE Transactions on CAD ICs and Systems, Vol.19, NO.9, 2000, pp.969\u2013980.","journal-title":"IEEE Transactions on CAD ICs and Systems"},{"key":"6_CR33","doi-asserted-by":"crossref","unstructured":"Lv T., Henkel J., Lekatsas H., and Wolf W. \u201cAn adaptive dictionary encoding scheme for SOC data buses\u201d Proceedings of DATE 2002, March 2002 pp.1059\u20131064.","DOI":"10.1109\/DATE.2002.998433"},{"issue":"4","key":"6_CR34","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/92.863617","volume":"8","author":"R. Hegde","year":"2000","unstructured":"Hegde R., and Shanbhag N.R. \u201cToward achieving energy efficiency in presence of deep submicron noise\u201d IEEE Transactions on VLSI Systems, Vol.8, NO.4, August 2000, pp.379\u2013391.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"6_CR35","unstructured":"Kim K.W., Baek K.H., Shanbhag N., Liu C.L., and Kang S.M. \u201cCoupling-driven signal encoding scheme for low-power interface design\u201d IEEE\/ACM ICCAD, November 2000, pp.318\u2013321."},{"key":"6_CR36","doi-asserted-by":"crossref","unstructured":"Bertozzi D., Benini L., and De Micheli G. \u201cLow power error resilient encoding for on-chip data buses\u201d Proceedings of DATE 2002, March 2002, pp.102\u2013109.","DOI":"10.1109\/DATE.2002.998256"},{"key":"6_CR37","unstructured":"Bertozzi D., Benini L., and Ricco\u2019 B. \u201cEnergy-efficient and reliable low-swing signaling for on-chip buses based on redundant encoding\u201d Proceedings of ISCAS 2002, May 2002, Vol.I, pp.93\u201396."},{"key":"6_CR38","doi-asserted-by":"crossref","unstructured":"F. Worm, P. Ienne, P. Thiran and G. De Micheli, \u201cAn Adaptive Low-power Transmission Scheme for On-chip Networks,\u201d ISSS, Proceedings of the International Symposium on System Synthesis, Kyoto, October 2002, pp. 92\u2013100.","DOI":"10.1145\/581199.581221"}],"container-title":["Networks on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-306-48727-6_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T21:37:55Z","timestamp":1586641075000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-306-48727-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9781402073922","9780306487279"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/0-306-48727-6_6","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}
